


DOCUMENT-IDENTIFIER: US 6222538 B1

TITLE: Directing image capture sequences in a digital imaging device using scripts

\_\_\_\_\_ KWIC \_\_\_\_\_

## Detailed Description Text - DETX (8):

Power manager 342 communicates via line 366 with power supply 356 and coordinates power management operations for camera 110. CPU 344 typically includes a conventional processor device for controlling the operation of camera 110. In the preferred embodiment, CPU 344 is capable of concurrently running multiple software routines to control the various processes of camera 110 within a multithreaded environment. DRAM 346 is a contiguous block of dynamic memory which may be selectively allocated to various storage functions. LCD controller 390 accesses DRAM 346 and transfers processed image data to LCD screen 402 for display.



	U	Document ID	Issue Date	
10	<input type="checkbox"/>	US 5637871 A	19970610	Digital infrared electronic then displayed on p
11	<input type="checkbox"/>	GB 2296156 A	19960619	Digitally netwo
12	<input type="checkbox"/>	US 6222538 B1	20010424	Directing imag
13	<input type="checkbox"/>	US 6324353 B1	20011127	Document verif

EAST Browser - L54: (114) (multitask13... | US 6400471 B1 | Tag: S | Doc: 17/114 (SORTED) | Format: KWIC

File Edit View Tools Window Help

US-PAT-NO: 6400471

DOCUMENT-IDENTIFIER: US 6400471 B1

TITLE: Flexible architecture for image processing

\_\_\_\_\_ KWIC \_\_\_\_\_

Detailed Description Text - DETX (11):  
CPU 344 may include a conventional processor device for controlling the operation of digital camera 100. In the preferred embodiment, CPU 344 is capable of concurrently running multiple software routines to control the various processes of digital camera 100 within a multi-threaded environment. For example, images may be captured at the same time that previously captured images are processed in the background to effectively increase the capture rate of the camera. In a preferred embodiment, CPU 344 runs an operating system capable of providing a menu-driven graphical user interface (GUI) and software image processing. An example of such software is the Digita.TM. Operating Environment by FlashPoint Technology of San Jose, Calif.

9 of 15US 6,400,471 B1

LINE READER820

DSP822

JPEG0 HARDWARE824

WATER MARK880

DISK680

DetailsTextImageHTMLKWIC

	U	Document ID	Issue Date	
15	<input type="checkbox"/>	US 20030158470 A1	20030821	Dual mode rea imaging and ar
16	<input type="checkbox"/>	US 6678398 B2	20040113	Dual mode rea imaging and ar
17	<input type="checkbox"/>	US 6400471 B1	20020604	Flexible archite
18	<input type="checkbox"/>	US 6157394 A	20001205	Flexible digital image process

DetailsTextImageHTML

DetailsTextImageHTMLFull

Figure 9

US-PAT-NO: 6157394

DOCUMENT-IDENTIFIER: US 6157394 A

TITLE: Flexible digital image processing via an image processing chain with modular image processors

— KWIC —

Detailed Description Text - DETX (9):

Power manager 342 communicates via line 366 with power supply 356 and coordinates power management operations for camera 110. CPU 344 typically includes a conventional processor device for controlling the operation of camera 110. In the preferred embodiment, CPU 344 is capable of concurrently running multiple software routines to control the various processes of camera 110 within a multi-threading environment. DRAM 346 is a contiguous block of dynamic memory which may be selectively allocated to various storage functions.




FIG. 3

	U	Document ID	Issue Date	
16	<input type="checkbox"/>	US 6678398 B2	20040113	Dual mode rea imaging and ar
17	<input type="checkbox"/>	US 6400471 B1	20020604	Flexible archite
18	<input type="checkbox"/>	US 6157394 A	20001205	Flexible digital image process
19	<input type="checkbox"/>	US 20030210898 A1	20031113	Image recordir image reprodu information rec

DOCUMENT-IDENTIFIER: US 20020054116 A1

TITLE: Method and apparatus for editing heterogeneous media objects in a digital imaging device

— KWIC —

## Detail Description Paragraph - DETX (7):

[0036] The CPU 124 may include a conventional microprocessor device for controlling the overall operation of camera. In the preferred embodiment, The CPU 124 is capable of concurrently running multiple software routines to control the various processes of camera within a multithreaded environment. In a preferred embodiment, The CPU 124 runs an operating system that includes a menu-driven GUI. An example of such software is the Digita.TM. Operating Environment by FlashPoint Technology of San Jose, Calif. Although the CPU 124 is preferably a microprocessor, one or more DSP 116's (digital signal processor) or ASIC's (Application Specific Integrated Circuit) could also be used.





FIG. 1

	U	Document ID	Issue Date	
28	<input type="checkbox"/>	US 5973734 A	19991026	Method and ap interface
29	<input type="checkbox"/>	US 6587119 B1	20030701	Method and ap image during n
30	<input type="checkbox"/>	US 20020054116 A1	20020509	Method and ap imaging device
31	<input type="checkbox"/>	US 6317141 B1	20011113	Method and ap imaging device

In accordance with preferred embodiments, the programming is first generated as a series of instructions executable by the programmable processor device. Commercially available, "off-the-shelf" processor emulation software is used to simulate execution of the instructions in a computer. A dynamic model of electrical and mechanical portions of the disc drive is generated using commercially available, off-the-shelf plant simulation software. A dynamic linking program is configured to synchronize and transfer data between the processor emulation software and the plant simulation software. All three programs are thereafter executed simultaneously in the computer to evaluate realtime operation of the programming.

#### Detailed Description Text - DETX (33):

The programming is first generated as a series of instructions executable by the programmable processor device. Processor emulation software 200 is used to simulate execution of the instructions in a computer 206. A dynamic model of electrical and mechanical portions of the disc drive is generated using plant simulation software 202. A dynamic linking program 204 is configured to synchronize and transfer data between the processor emulation software and the plant simulation software. All three programs are thereafter executed simultaneously in the computer to evaluate realtime operation of the programming.



**FIG. 3**

	U	Document ID	Issue Date	
4	<input type="checkbox"/>	US 5618037 A	19970408	Method for ma
5	<input type="checkbox"/>	JP 62076842 A	19870408	MULTI COMM
6	<input type="checkbox"/>	US 6389384 B1	20020514	Servo process
7	<input type="checkbox"/>	US 6631106 B1	20031007	Spare area wit each zone

## Detail Description Paragraph - DETX (15):

[0046] The processor (CPU) 264 typically includes a conventional processor device (e.g., microprocessor) for controlling the operation of camera 100. Implementation of the processor 264 may be accomplished in a variety of different ways. For instance, the processor 264 may be implemented as a microprocessor (e.g., MPC823 microprocessor, available from Motorola of Schaumburg, Ill.) with DSP (digital signal processing) logic blocks, memory control logic blocks, video control logic blocks, and interface logic. Alternatively, the processor 264 may be implemented as a "camera on a chip (set)" using, for instance, a Raptor II chipset (available from Conextant Systems, Inc. of Newport Beach, Calif.), a Sound Vision Clarity 2, 3, or 4 chipset (available from Sound Vision, Inc. of Wayland, Mass.), or similar chipset that integrates a processing core with image processing periphery. Processor 264 is typically capable of concurrently running multiple software routines to control the various processes of camera 100 within a multithreaded environment.




(us) Pub. No.: US 2003/0098914 A1  
(en) Pub. Date: May 29, 2003

U.S. Cl. \_\_\_\_\_ Int. Cl. \_\_\_\_\_

## ABSTRACT

Improved method for automatic exposure control as a camera is described. In response to a user request for one of a digital image, image data is captured on the camera's image sensor. The captured image data includes values of brightness of pixels of the image sensor. A histogram of pixel values is generated based upon brightness levels of the image sensor. The histogram data is processed to determine whether an image is exposed or underexposed. Camera exposure settings for one of a digital image are automatically generated based on the histogram of pixel values towards the ends of a pre-selected interval. The camera exposure settings and image data that have been captured are evaluated to determine whether light sources are present. In the event light sources are determined not to be present, the exposure settings are adjusted based upon not scaling histograms beyond the largest histogram value.



	U	Document ID	Issue Date	
1	<input type="checkbox"/>	US 20030098914 A1	20030529	Autoexposure
2	<input type="checkbox"/>	US 5744322 A	19980428	Automated incubating device
3	<input checked="" type="checkbox"/>	US 20020145403 A1	20021010	CHARGER OF FUNCTION
4	<input type="checkbox"/>	US 6462508 B1	20021008	Charger of a d

Details Text Image HTML Full

not good data

US-PAT-NO: 6157394

DOCUMENT-IDENTIFIER: US 6157394 A

TITLE: Flexible digital image processing via an  
processing chain with modular image proce

KWIC

## Detailed Description Text - DETX (9):

Power manager 342 communicates via line 366 with po  
coordinates power management operations for camera 11  
includes a conventional processor device for controlling th  
camera 110. In the preferred embodiment, CPU 344 is ca  
running multiple software routines to control the various p  
110 within a multi-threading environment. DRAM 346 is a  
dynamic memory which may be selectively allocated to va

## Detailed Description Text - DETX (33):

Preferably, the data pipeline required by an image proce  
indicated during the installation of the image processor 50

Details | Text | Image | HTML | KWIC

	U	Document ID	Issue Date	
1		US 6400471 B1	20020604	Flexible archite
2		US 6157394 A	20001205	Flexible digital image process
3		US 20030210898 A1	20031113	Image recording image reprodu information rec therein, record
4		US 20030033318 A1	20030213	Instantly index

Details | Text | Image | HTML

U.S. Patent

Dec. 5, 2000

Sheet 7 of 8

6,157,394




FIG. 7

Details | Text | Image | HTML

Full

KWIC

## Detailed Description Text - DETX (7):

When the power switch of the system is turned on, the calculation control unit 24 storing the program flow shown in FIG. 3(a) executes an initialization routine, drives the variable magnification lens component 2 and the lens component 4 for zoom compensation and focusing to the initial position specified by the signal changes of interrupters 11 and 23, and resets position memories MX and MY of the lens components 2 and 4 to a predetermined value (for example 0) when the outputs of the photo-interrupters 11 and 23 reach a predetermined signal level on account of the interruption of baffle plate 10 and 26. An AF control mode flag F.sub.M and a focusing lens control direction specification flag F.sub.D are also initialized simultaneously. Then, one of the modes indicated below is processed according to the selection status of the AUTO-MANUAL selector switch 21.



US0005202992A  
 (1) Patent Number: 5,202,992  
 (2) Date of Patent: Apr. 13, 1993

## FOREIGN PATENT DOCUMENTS

JP-15226 11/1994 Japan  
 JP-34215 2/1997 Japan  
 JP-13329 5/1993 Japan  
 JP-10310 11/1993 Japan 338/977  
 JP-25206 11/1993 Japan 338/977  
 JP-10 1/1990 Japan 338/977


by Examiner—Bruce Y. Arnold  
 and Examiner—Thong Nguyen  
 for Agent or Firm—Fitzgerald, Henderson,  
 Cox, Garret & Donner

## ABSTRACT

zoom lens apparatus having a lens component 2 is movable for variation of image magnification, a component to compensate for the shift of focus is by the variation of the image magnification and is movable to bring an object to be photographed into focus, and a device for driving and positioning each lens component, there is provided a controller to control the device. The controller has a position table of the lens components and a memory to store actual positions of the lens components. The controller compares each of the actual positions of the lens components stored in the memory with the position based on a signal for a desired magnification so the zoom lens can focus on a predetermined image.

9 Claims, 20 Drawing Sheets

	U	Document ID	Issue Date	
10	<input type="checkbox"/>	US 4845382 A	19890704	Sampling and I component, es charge-transfe
11	<input type="checkbox"/>	US 4733393 A	19880322	Test method a
12	<input type="checkbox"/>	US 5202992 A	19930413	Zoom lens app



Details Text Image HTML

Details Text Image HTML

Full




TITLE: OPTICAL CONTROLLER

KWIC


## Abstract Text - FPAR (2):

**CONSTITUTION:** Upon detecting that power supply is made, a drive control circuit 117 reads and stores the output value of a zoom encoder 112, namely, the position of a zoom lens 102 and processes and interrupt execution permit to the resetting program of a counter for detecting the position of a focus lens. After processing the permit, actual resetting operations is started to the counter in parallel with the speed measuring operations to a zoom lens 102. In addition, resetting operations are performed to the position counter of a focus lens 105 in accordance with the interrupt program. Thus the system initializing operations can be performed accurately in a short time, because the resetting operations can be performed simultaneously to the zoom and focus lenses in parallel with each other.

図面 4-31811 (10)



	U	Document ID	Issue Date	
17	<input type="checkbox"/>	US 5388243 A	19950207	Multi-sort mas: deactivating its
18	<input type="checkbox"/>	JP 04031811 A	19920204	OPTICAL CO
19	<input type="checkbox"/>	US 20030097335 A1	20030522	Secure method
20	<input type="checkbox"/>	US 5734820 A	19980331	Security appar




\*\*See image for Certificate of Correction\*\*

TITLE: Lens control device

— KWIC —

Detailed Description Text - DETX (74):

For example, in Japanese Laid-Open Patent Application No. 1-280709, a method has been disclosed in which taking the variator position in the abscissas axis and the focus lens position in the ordinate axis, the area as shown in FIGS. 3 and 5 is further subdivided into small regions, and at a central point of each region, a differential value of the focusing locus passing through that point is memorized, whereby the movement of variator lens and focus lens is started simultaneously based on the memory contents during the zooming.




U.S. Patent

Aug. 1, 1995

Sheet 6 of 13

5,438,190

	U	Document ID	Issue Date	
1		US 5846287 A	19981208	Consumable el
2		US 5411611 A	19950502	Consumable el
3		US 5438190 A	19950801	Lens control d
4		US 6042603 A	20000328	Method for imp



Details Text Image HTML

Details Text Image HTML Full

DOCUMENT IDENTIFIER: US 6094221 A

\*\*See image for Certificate of Correction\*\*

TITLE: System and method for using a scripting language to set digital camera device features

KWIC

## Detailed Description Text - DETX (8):

CPU 344 controls camera 110 operations and may include a microprocessor device such as Motorola MPC821 manufactured by Motorola, Inc. of Schaumburg, Ill. or a Hitachi SH3 manufactured by Hitachi America, Ltd. of Terrytown, N.Y. CPU 344 optionally uses a multithreaded environment for concurrent activation of multiple camera 110 control functions. DRAM 346 is conventional DRAM selectively allocated to various storage functions including image data storage. I/O interface 348 permits host computer 120 or a user via externally-mounted user controls and an external LCD display panel to communicate with computer 118.

## Detailed Description Text - DETX (19):

Function decoder 605 is a program routine for managing and decoding script messages received from control application 400. Function decoder 605 forwards

US006094221A

(11) Patent Number: 6,094,221

(45) Date of Patent: Jul. 25, 2000

## OTHER PUBLICATIONS


ryn Williams, Review-NEC PC-DO601 Digital Still  
cam, AppleLink Newbyrus, Mar. 15, 1996, pp. 1-3.

Wary Escudier-Windy Gubus  
Jesse Escudier-Alicia M. Harrington  
Pony, Agent, or Firm-Carr & Ferrell LLP

## ABSTRACT

System and method for using scripts and selectable feature  
cameras to configure digital camera device features. The  
digital camera includes memory storing scripts for providing  
digital camera device features, an interface enabling a user  
to select feature settings, a port connectable to a host  
system for modifying or adding scripts to the memory,  
a script manager for interpreting the scripts and the  
feature settings. The digital camera further includes an  
imaging device for generating a digitized image, and image  
processor for enhancing the digitized image according to  
scripts and the selected feature settings. The digital  
camera still further includes command handler for config-  
uring the imaging device and the image processor accord-  
ing to the scripts and the feature settings.

13 Claims, 12 Drawing Sheets



	U	Document ID	Issue Date	
13	<input type="checkbox"/>	US 5991465 A	19991123	Modular digital modifiable par:
14	<input type="checkbox"/>	US 6154576 A	20001128	System and m
15	<input type="checkbox"/>	US 6094221 A	20000725	System and m device feature
16	<input type="checkbox"/>	US 6031964 A	20000229	System and m digital camera


Details Text Image HTML

Details Text Image HTML Full


switch 601. A system control microcomputer 602 is arranged to control the whole system. A power supply circuit 603 is arranged to turn on and off the power supply in accordance with the instruction of the microcomputer 602. A transmission line 604 is arranged to transmit information on the state of the power switch 601 from the microcomputer 602 to the lens control computer 608. A transmission line 605 is provided for sending a control signal from the microcomputer 602 to the power supply circuit 603. A line 606 is provided for a power supply to the lens control computer 608. A transmission line 607 is provided for sending a power supply cutting-off signal from the lens control computer 608 to the system control microcomputer 602. When information on the off-state of the power switch 601 is sent from the microcomputer 602 to the lens control computer 608, the computer 608 allows the flow of the program to proceed from the step 503 to the step 504. After execution of the steps 504 and 505, the computer 608 sends to the system control microcomputer 602 via the transmission line 607 a signal which permits a cut-off action on the power supply. In response to this signal, the microcomputer 602 cuts off the output of the power supply circuit 603 through the transmission line 605.


(46) When the power switch 601 is turned on at the next time, the microcomputer 602 first instructs the power supply circuit 603 via the line 605 to effect the power supply to the lens control computer 608. Then, the step 509 and ensuing steps of the program are executed by the lens control computer 608.

(47) Further, the element which is employed as the storage element 425 is



U	Document ID	Issue Date	
1	US 5144491 A	19920901	Apparatus with
2	US 4858012 A	19890815	Camera having
3	US 5751351 A	19980512	Video camera





DOCUMENT-IDENTIFIER: JP 08286936 A


TITLE: SYSTEM STARTING DEVICE

\_\_\_\_\_ KWIC \_\_\_\_\_

## Abstract Text - FPAR (2):

CONSTITUTION: A multitask system is provided with a task information storage part 12 for storing the information of respective tasks, task state storage part 13 for storing the state of start/stop of each task, and initialize task 16 for reading an information table and a state table when starting the system, starting the task of 'start' and not starting the task of 'stop' based on the information table while referring to the state of start/stop of each task at the time of last system stop required for the system, after the system is started, the started task is managed and the stored contents in the task state storage part are edited (changed).

特開平8-286936



	U	Document ID	Issue Date	
5	<input type="checkbox"/>	US 5544301 A	19960806	Object-oriente
6	<input type="checkbox"/>	JP 10105415 A	19980424	REAL TIME O
7	<input type="checkbox"/>	JP 08286936 A	19961101	SYSTEM STA
8	<input type="checkbox"/>	JP 09146781 A	19970606	Task starting s part which sch- registered into

## Detailed Description Text - DETX (4):

Operating systems, to which the present invention applies, include those that provide for the execution of typically multiple application programs. Such operating systems typically provide general application program system services and management functions necessary to permit simultaneous execution of multiple application programs. The system services may include, but are not limited to, dynamic memory allocation of a virtual address space for use by a process within a transient program area of the main memory array 14, and basic input/output operations. Management functions include, but are not limited to the loading and initialization of applications in preparation for execution, context switch management between multiple pending processes to permit the effective simultaneous execution of multiple application programs, and support of logical communication channels for data transfer between simultaneously executing applications. The Unix.RTM. operating system, a product of AT&T, Inc., and its many variants are exemplary operating systems suitable for use with the present invention. These operating systems share the same basic architectural features including logical presentation of a disk file paradigm, a file oriented logical reference to most significant operating system services, a broad array of multiprocess management and support functions including interprocess communications such as shared memory and semaphores, as well as compatibility with a wide range of standard application programs and software development tools. In particular, LynxOS.TM., an independently implemented UNIX compatible operating system, developed and available from Lynx

Sheet 1 of 6 5,594,903




FIG. 1

	U	Document ID	Issue Date	
22	<input type="checkbox"/>	US 20030160742 A1	20030828	Method for dri panel
23	<input type="checkbox"/>	US 6442436 B1	20020827	Multi-tasking s recorded, and
24	<input type="checkbox"/>	US 5594903 A	19970114	Operating Sys program code
25	<input type="checkbox"/>	JP 04031811 A	19920204	OPTICAL CO




FIG. 2

US-PAT-NO: 4560889

DOCUMENT-IDENTIFIER: US 4560889 A

TITLE: Automatic clear circuit


KWIC

## Abstract Text - ABTX (1):


In an autoclear circuit for producing reset signals for performing an initializing operation of a system simultaneously with the turning on of the system power supply, a first reset signal is produced by a delay circuit when a quickly rising power supply voltage is supplied through the input terminal connected to the power supply, and a second reset signal is produced by a Schmitt circuit when a slowly rising power supply voltage is supplied to the input terminal. Reset signals corresponding to the rise characteristics of the power supply voltage are thus produced and applied to the output terminal of the autoclear circuit to initialize the system.

Sheet 2 of 3 4,560,889


FIG. 6b



G. 7



G. 8



	U	Document ID	Issue Date	
1		US 4321429 A	19820323	Apparatus for :
2		US 4560889 A	19851224	Automatic clea
3		US 5220562 A	19930615	Bridge apparat bridge apparat
4		KR 2001069080 A	20010723	Channel setup

Details Text Image HTML

Details Text Image HTML

Full



KWIC

## Abstract Text - FPAR (2):

CONSTITUTION: Upon detecting that power supply is made, a drive control circuit 117 reads and stores the output value of a zoom encoder 112, namely, the position of a zoom lens 102 and processes and interrupt execution permit to the resetting program of a counter for detecting the position of a focus lens. After processing the permit, actual resetting operations is started to the counter in parallel with the speed measuring operations to a zoom lens 102. In addition, resetting operations are performed to the position counter of a focus lens 105 in accordance with the interrupt program. Thus the system initializing operations can be performed accurately in a short time, because the resetting operations can be performed simultaneously to the zoom and focus lenses in parallel with each other.

Document Identifier - DID (1):

JP 04031811 A

庁 (JP) ④ 特許出願公開

公報 (A) 平4-31811

④ 公開 平成4年(1992)2月4日

審査請求 未請求 請求項の数 3 (全12頁)

28日

区下丸子3丁目30番2号 キヤノン株式会社内

区下丸子3丁目30番2号

れていることを特徴とする光学制御装置。

(3) 特許請求の範囲第(1)項または(2)項において、

前記制御手段は前記各駆動動作中に前記各制御手段を定常状態の検定に切り換え可能に構成されていることを特徴とする光学制御装置。

3. 発明の詳述の説明

【最善上の利用分野】

本発明は、光学制御装置に係わり、おりに押しこは、レンズ部の移動によって焦点を調整したり、駆動を行ったりするレンズ位置制御装置等に用いて好適なものである。

【従来の技術】

近年、カメラの動向を見ると、レンズシステムに特種的な性能を持たせ、又、これを小型化するなどの目的から、後部レンズを駆動させて角田部部を行うレンズ、いわゆるインターフォーカスレンズが用いられている。

第4図は、このインターフォーカスタイプのレンズシステムにおけるレンズ構成の一例を示した

-71-

	U	Document ID	Issue Date	
23	<input type="checkbox"/>	US 6442436 B1	20020827	Multi-tasking s recorded, and
24	<input type="checkbox"/>	US 5594903 A	19970114	Operating Syst program code
25	<input type="checkbox"/>	JP 04031811 A	19920204	OPTICAL COI
26	<input type="checkbox"/>	US 5960082 A	19990928	Post-initializati

(1) 光学特性を定常する複数の制御手段と、  
前記複数の制御手段をそれぞれ駆動する複数の駆動手段と、  
前記複数の制御手段の駆動状態をそれぞれ検出する複数の検出手段と、

定常状態において、前記検出手段の検出情報に基づいて前記各駆動手段を駆動し、前記各制御手段を制御するとともに、前記定常状態となるまでの初期状態において、前記各制御手段の初期設定動作を駆動可能に制御手段とを備えたことを特徴とする光学制御装置。

(3) 特許請求の範囲第(1)項において、

前記光学装置は撮影動作を行うカメラであって、前記制御手段は前記各駆動動作により、撮影を開始する前に撮影中に前記各制御手段の駆動制御に関する情報を取り込むように構成さ

## Detailed Description Text - DETX (38):

The control means 60 instructs the image pickup control circuit 40 to initialize the image pickup means 202. In response to the instruction, the image pickup control circuit 40 resets flags and variables, turns on the power circuit 42, and initializes the components in the image pickup means 202 (S23). By the initialization, the components are set to mean values, limit values, or any other values of controllable ranges.

## Detailed Description Text - DETX (64):

The control means 60 in the information processing apparatus 300 instructs the image pickup control circuit 400 to initialize the image pickup means 402. In response to the instruction, the image pickup control circuit 440 resets flags and variables, turns on the power circuit 442, and initializes the components of the image pickup means (S63).

## Detailed Description Text - DETX (91):


The control means 60 instructs the image pickup control circuit 540 to initialize the image pickup means 502. In response to the instruction, the image pickup control circuit 540 resets flags and variables, turns on the power circuit 542, and initializes the components of the image pickup means 502 (S83).

1 of 39

US 6,630,949 B1

FIG. 1

FIG. 1A FIG. 1B



	U	Document ID	Issue Date	
36		US 6577343 B2	20030610	Image pickup
37		US 20030043276 A1	20030306	Image process
38		US 6630949 B1	20031007	Image process
39		US 20030016378 A1	20030123	Image process

Details Text Image HTML

Details Text Image HTML

Full

data. Writing a count into one of registers LR50, LR51 or LR52 writes the same count into corresponding loop count register and loop reload register; writes the address stored in program counter PC 701 into the corresponding loop start address register; and writes the corresponding loop end address register; and writes the corresponding hardware enable fast initialization of a multi-instruction loop. Writing one of registers LRSE0, LRSE1 or LRSE2: writes the same corresponding loop count register and loop reload register; stores in program counter PC 701 incremented in bit 3 into loop start address register and loop end address register; control register LCTL 705 to enable the corresponding hardware enable fast initialization of a loop of a single instruction. Registers LS0, LS1 and LS2 are loop start address registers respectively, for corresponding hardware loops. The registers are loop end address registers 713, 712 and 711, respectively, for corresponding hardware loops. Register CACHE is register digital image/graphics processor instruction cache coding global temporary register 108 that stores the results of the unit operation for later reuse upon contention or pipeline stall. Register is read only and an attempt to write to this register. Registers TAG3, TAG2, TAG1 and TAG0 are cache tag registers collectively as 708, which store the relevant address portion of the data cache memory corresponding to that digital image.

Details | Text | Image | HTML | KWIC

	U	Document ID	Issue Date	
9	<input type="checkbox"/>	US 5850466 A	19981215	Golden template
10	<input type="checkbox"/>	US 5734880 A	19980331	Hardware branch status of section
11	<input type="checkbox"/>	US 5479166 A	19951226	Huffman decoding subtraction for
12	<input type="checkbox"/>	US 5512896 A	19960430	Huffman encoding change for size

Details | Text | Image | HTML




FIG. 1

Details | Text | Image | HTML | Full

The diagram illustrates a system architecture. A vertical bus, labeled '1', runs along the left side. Two main components are connected to this bus: a 'PERIPHERAL I/O ELEMENT' (labeled '5') and an 'MTSP ELEMENT' (labeled '1'). Both components have bidirectional arrows indicating communication with the bus. The 'MTSP ELEMENT' is further connected to a horizontal bus (labeled '2') at the top and another horizontal bus (labeled '6') below it. The entire diagram is enclosed in a rectangular frame with a decorative border on the right side.

As shown in FIG. 6, when the power is supplied to the system, the multi-task control element 1 first enters the reset operation to initialize all the internal functional elements (step 1). Then, the multi-task control element 1 waits, until the activated command from the CPU 2 is written into the command status register CNST (step 2). As soon as the command has been written, the multi-task control element 1 processes the command according to respective command codes (step 3). Command 0 (INIT shown in the flowchart of FIG. 7) initializes the multi-task control element 1, while this command registers the vector value to be delivered to the CPU 2 when the multi-task control element 1 generates an interrupt signal against the CPU 2, the foremost address of the

TCB 1	TASK STATUS	a
	TASK PRIORITY	b
	TCB ADDRESS Q-ed EARLIER	c
	TCB ADDRESS Q-ed LATER	d
	FOREMOST ADDRESS OF OCCUPIED MEMORY	e
	SIZE OF OCCUPIED MEMORY	f
	MAIL BOX NO.	g
	TASK STACK POINTER	h

[illegible]

FIG. 4

Details Text Image HTML KWIC




FIG. 1

TCB 1	TASK STATUS	a
	TASK PRIORITY	b
	TCB ADDRESS Q-0d EARLIER	c
	TCB ADDRESS Q-0d LATER	d
	FOREMOST ADDRESS OF OCCUPIED MEMORY	e
	SIZE OF OCCUPIED MEMORY	f
	MAIL BOX NO.	g
	TASK STACK POINTER	h

FIG. 3

[illegible]

FIG. 4

	U	Document ID	Issue Date	
8	□	US 6539522 B1	20030325	Method of dev system-on-chip
9	□	US 5018097 A	19910521	Modularity struc terminal equipr programs
10	□	US 5168566 A	19921201	Multi-task cont as a periphe
11	□	US 5063522 A	19911105	Multi-user, art

## Detailed Description Text - DETX (38):

The control means 60 instructs the image pickup control circuit 40 to initialize the image pickup means 202. In response to the image pickup control circuit 40 resets flags and variables, circuit 42, and initializes the components in the image pickup means 202. By the initialization, the components are set to mean values or other values of controllable ranges.

## Detailed Description Text - DETX (64):

The control means 60 in the information processing apparatus instructs the image pickup control circuit 400 to initialize the image pickup means 202. In response to the instruction, the image pickup control circuit 400 resets flags and variables, turns on the power circuit 442, and initializes the components of the image pickup means (S63).

## Detailed Description Text - DETX (91):

The control means 60 instructs the image pickup control circuit 400 to initialize the image pickup means 502. In response to the instruction, the image pickup control circuit 400 resets flags and variables, circuit 542, and initializes the components of the image pickup means (S83).

U.S. Patent

Oct. 7, 2003


Sheet 1 of 39

US 6,630,949 B1

FIG. 1A

FIG. 1

FIG. 1A FIG. 1B



U	Document ID	Issue Date	
36	US 6577343 B2	20030610	Image pickup
37	US 20030043276 A1	20030306	Image process
38	US 6630949 B1	20031007	Image process
39	US 20030016378 A1	20030123	Image process

main body 1 after main power is turned on. When the main body 1 always starts up in the television mode. Even if the main power of the main body 1 is turned off in the television mode, by turning on the main power again, the main body 1 starts up in the television mode. The television mode is a mode in which the television set receives ordinary television broadcasting. When an interruption by means of mode change operation, which switches the television set to another mode such as the album mode, Step S4 enables turning off the main power. The flow is advanced to step

#### Detail Description Paragraph - DETX (122):

[0182] In step S10, it is determined whether the image storage 4 is on standby after receiving very small current. When it is determined that the image storage 4 is on standby, the flow is advanced to step S11. In step S11, it is instructed that the power source of the image storage 4 starts up. In step S12, the operation of the image storage 4 is read out completion interruption is performed. The data read out interruption is necessary for reading out data.




Fig. 6

	U	Document ID	Issue Date	
17	□	US 20020054212 A1	20020509	Digital electron through a deta
18	□	US 5850487 A	19981215	Digital image p
19	□	US 20030025797 A1	20030206	Digital image s
20	□	US 6233010 B1	20010515	Electronic still digital format c

## Abstract Text - ABTX (1):

An optical control system which uses multiple processors to simultaneously perform an autofocus function and an anti-vibration function. The optical control system is specifically usable in a camera lens having an optical system and which depends from a camera body having a main control unit. The optical control system, housed in the lens, is provided with a microcomputer for communication with the main control unit in the camera body, an antideflection control microcomputer, which moves the optical system so as to compensate for vibrations in the lens, and a microcomputer for ultrasonic motor drive control, which performs an autofocus function by moving the optical system with an ultrasonic motor so as to obtain a desired focus. Instructions from the main control unit in the camera body are received by the microcomputer for communication and directed, based on content, to either the antideflection control microcomputer or the microcomputer for ultrasonic motor control. In this manner, the main control unit in the camera body is freed from having to maintain two channels of communication and the microcomputers in the camera lens can operate in parallel, thus increasing the speed of processing allowing for higher quality photographs to be produced by the optical system. Further, the microcomputer for communication, based on the signals from the main control unit in the camera body, can instruct a power supply to selectively supply power to the antideflection control microcomputer and the microcomputer for ultrasonic motor control to reduce the power consumption of the lens.

US005761547A

Patent Number: 5,761,547


Date of Patent: Jun. 2, 1998

## ABSTRACT

Optical control system which uses multiple processors to simultaneously perform an autofocus function and an anti-vibration function. The optical control system is specifically usable in a camera lens having an optical system and which depends from a camera body having a main control unit. The optical control system, housed in the lens, is provided with a microcomputer for communication with the main control unit in the camera body, an antideflection control microcomputer, which moves the optical system so as to compensate for vibrations in the lens, and a microcomputer for ultrasonic motor drive control, which performs an autofocus function by moving the optical system with an ultrasonic motor so as to obtain a desired focus. Instructions from the main control unit in the camera body are received by the microcomputer for communication and directed, based on content, to either the antideflection control microcomputer or the microcomputer for ultrasonic motor control. In this manner, the main control unit in the camera body is freed from having to maintain two channels of communication. Further, the microcomputer for communication, based on the signals from the main control unit in the camera body, can instruct a power supply to selectively supply power to the antideflection control microcomputer and the microcomputer for ultrasonic motor control to reduce the consumption of the lens.

26 Claims, 6 Drawing Sheets

	U	Document ID	Issue Date	
5		US 5142648 A	19920825	Method and ap
6		US 5872594 A	19990216	Method for opt
7		US 5761547 A	19980602	Optical system
8		US 5317652 A	19940531	Rotation and p






## Abstract Text - ABTX (1):

An optical control system which uses multiple processors perform an autofocus function and an anti-vibration function. The control system is specifically usable in a camera lens having an autofocus function and which depends from a camera body having a main control system, housed in the lens, is provided with a microcomputer for communication with the main control unit in the camera body. The microcomputer, which moves the optical system's vibrations in the lens, and a microcomputer for ultrasonic autofocus which performs an autofocus function by moving the optical ultrasonic motor so as to obtain a desired focus. Instructions from the control unit in the camera body are received by the microcomputer and directed, based on content, to either the control microcomputer or the microcomputer for ultrasonic autofocus. In this manner, the main control unit in the camera body is able to maintain two channels of communication and the microcomputer for communication can operate in parallel, thus increasing the speed of operation. For higher quality photographs to be produced by the optical control system, the microcomputer for communication, based on the signal received from the control unit in the camera body, can instruct a power supply to send power to the antideflection control microcomputer and the ultrasonic motor control to reduce the power consumption.

FIG. 2



Details Text Image HTML KWC

	U	Document ID	Issue Date	
5	□	US 5142648 A	19920825	Method and ap
6	□	US 5872594 A	19990216	Method for op movement
7	□	US 5761547 A	19980602	Optical system
8	□	US 5317652 A	19940531	Rotation and p

Details Text Image HTML

Details Text Image HTML Full

process produces digital pro-video signals composed of plural still pictures information and which outputs the digital pro-video signals. These processes consist mainly of the operation of the video camera 1801 and the process of the video capture unit 1806, i.e. a video capture board, and thereby proceed parallel to each CPU-time-consuming process which is executed by the operating system.

#### Detail Description Paragraph - DETX (386):

[0591] Meanwhile, the audio capture unit 1802 is input analog audio signals from the video camera 1801, converts the signals into digital pro-audio signals by analog/digital conversion, and outputs the digital signals. The pro-audio signals are input and temporarily stacked into the audio buffering unit 1803 which rewrites the pro-audio buffer size 1804 memorized in the video and audio coding apparatus. These processes consist mainly of the operation of the video camera 1801 and the process of the audio capture unit 1802, i.e. a video capture board, and thereby proceed parallel to each process which is executed by the operating system as shown in FIG. 45. In this case, it is assumed that the process is executed parallel to the video coding process A and thereby the pro-audio buffer size reaches 30%.



US 20020071662A1

(19) Pub. No.: US 2002/0071662 A1

(43) Pub. Date: Jun. 13, 2002

#### Foreign Application Priority Data


Jan. 15, 1996 (JP) 6-272746  
 Jan. 15, 1996 (JP) 6-284353  
 Nov. 25, 1996 (JP) 6-314543  
 Feb. 22, 1997 (JP) 9-042051

#### Publication Classification

Int. Cl. 7 B64N 7/04  
 U.S. Cl. 384/100, 375/240

#### ABSTRACT

Method of coding video comprises the steps of: coding one or a plurality of still picture information of pro-video pictures consisting of the plurality of still picture information in which video is digitized according to coding means, and decoding one or more coding parameters of one or more of resolution of the pro-video information, frame rate required for reproducing coded data from coding, processing performance indicating coding capability of the coding apparatus which performs the video coding step, and one or a plurality of coding means which differs amount of processing of coding in video coding step.



	U	Document ID	Issue Date	
1	<input type="checkbox"/>	US 20020071662 A1	20020613	Video and audio recording media
2	<input checked="" type="checkbox"/>	US 6678468 B2	20040113	Video and audio recording media
3	<input checked="" type="checkbox"/>	US 6353703 B1	20020305	Video and audio recording media

Details | Text | Image | HTML


Details | Text | Image | HTML | Full

parallel to each CPU-time-consuming process which is executed by the operating system.

#### Detail Description Paragraph - DETX (386):

[0591] Meanwhile, the audio capture unit 1802 is input analog audio signals from the video camera 1801, converts the signals into digital pro-audio signals by analog/digital conversion, and outputs the digital signals. The pro-audio signals are input and temporarily stacked into the audio buffering unit 1803 which rewrites the pro-audio buffer size 1804 memorized in the video and audio coding apparatus. These processes consist mainly of the operation of the video camera 1801 and the process of the audio capture unit 1802, i.e. a video capture board, and thereby proceed parallel to each process which is executed by the operating system as shown in FIG. 45. In this case, it is assumed that the process is executed parallel to the video coding process A and thereby the pro-audio buffer size reaches 30%.

audio coding process      other processes




Details Text Image HTML KWIC

	U	Document ID	Issue Date	
1	<input type="checkbox"/>	US 20020071662 A1	20020613	Video and audio recording media
2	<input type="checkbox"/>	US 6678468 B2	20040113	Video and audio recording media
3	<input type="checkbox"/>	US 6353703 B1	20020305	Video and audio recording media

Details Text Image HTML

Details Text Image HTML

Full



[illegible]

US-PAT-NO: 5036399

DOCUMENT-IDENTIFIER: US 5036399 A

TITLE: Phase controlled camera system having detachable lens

KWIC

## Detailed Description Text - DETX (18):

The camera microcomputer 308 outputs CS signal in synchronization with V-sync signal supplied from the sync separation circuit 305 and simultaneously initializes (clears) a time reference counter 308' provided in the camera microcomputer 308. Count-up of this counter is continued until V-sync signal rises next. CS signal is output until the communication between the camera unit and the lens unit is completed. The lens microcomputer 206 prepares for receiving of communication data in response to the input of CS signal and simultaneously initializes (clears) an internal time reference counter 206'. Count-up of this counter is continued until CS signal or, substantially, V-sync signal rises next.

[45] Date of Patent: Jul. 30, 1991


4,320,417 1/1981 Hanna et al. 333/235  
 4,790,643 12/1981 Harada et al. 354/286  
 4,872,058 10/1989 Baba et al. 354/432

Primary Examiner—James J. Groody  
 Assistant Examiner—Wendy R. Greening  
 Attorney, Agent, or Firm—Robin, Blecker, Daley & Jacob

## ABSTRACT

camera system comprising a lens unit and a camera unit detachably attached to each other, the camera unit having a control circuit for controlling the operation of the lens unit and the operation of the camera unit so as to synchronize a phase of the operation of the lens unit with a phase of operation of the camera unit, a communication circuit for effecting communication between the camera unit and the lens unit by using reference signal for obtaining the synchronization when the phase of operation of the lens unit and the use of operation of the camera unit.

43 Claims, 6 Drawing Sheets




	U	Document ID	Issue Date	
5		US 4763154 A	19880809	Focus detectin
6		US 5598248 A	19970128	Optical appara
7		US 5036399 A	19910730	Phase controll

## ABSTRACT:

**PURPOSE:** To allow a camera side and a lens side to independently process data in parallel and to operate the shifting amount of a focusing lens only when necessary by providing CPU's on the camera main body side and the lens side.

**CONSTITUTION:** When a zoom switch 12 is depressed, the lens side CPU 13 transmits a signal to a variator lens motor driving circuit 8, drives a variator lens motor 7 and shifts a variator lens group 3 in tele direction or wide direction. When the focal distance changes with the shift, a variator lens group position detecting device 6 detects the change and informs the lens side CPU 13 of the change. The lens side CPU 13 operates the focal point correcting amount at the present focal point position and outputs the amount of the main body side CPU 14. The main body side CPU 14 drives an AF motor based on the signal and carries out the position adjustment of the focusing lens group 4. Focus control is performed while driving the focusing lens group 4 by the main body side CPU 14.

**COPYRIGHT:** (C)1990,JPO&Japio



	U	Document ID	Issue Date	
1	<input type="checkbox"/>	JP 02179628 A	19900712	CAMERA PRO
2	<input type="checkbox"/>	US 4205780 A	19800603	Document proc
3	<input checked="" type="checkbox"/>	JP 06222012 A	19940812	IMAGE PROC INSPECTION
4	<input checked="" type="checkbox"/>	US 5168365 A	19921201	Interchangeabl

to represent an image. Compression involves passing the raw image data into a compressor, which combines and analyzes the patterns in the raw data to produce a compressed image file where the original image is not readily discernable without a corresponding decompression.

#### Detailed Description Text - DETX (11):

During initialization, block decoder 24 operates in parallel with edge value calculator 26, although in other embodiments, their operation is serial or totally independent. Edge value calculator 26 scans the MCUs in compressed image memory 12, evaluating only the differential values in each MCU, which being differential, require reference to a reference MCU. For one standard, the JPEG standard, each MCU contains a differential value for DC intensity, and the reference MCU for any MCU is the MCU for the block to the left of the block being decoded. For example, to find the absolute DC value for block n+2 (see FIG. 2), a differential value is extracted from MCU n+2 and the absolute DC value for block n+1 is subtracted from the extracted value. However, since block n+1 is not decompressed, (since it is not within virtual image 44), only the DC value is extracted from that block by edge value calculator 26. To avoid the delays when panning a virtual image across a full image, left and right edge tables 38,40 are provided.

Sheet 3 of 4

5,327,248





FIG. 4

	U	Document ID	Issue Date	
4		US 5633995 A	19970527	Camera system
5		US 5408328 A	19950418	Compressed image
6		US 5327248 A	19940705	Compressed image
7		JP 11194847 A	19990721	Computer system equipment e.g. circuit which

Details Text Image HTML

Details Text Image HTML

Full